This invention provides an technology for obscuring power consumption of hardware implementation of the AES algorithm. Two distinct methods for accomplishing this are as follows: 1) Simultaneously executing a processor floating point operation while executing the AES algorithm, 2) Circuit layout techniques that negate power analy key... Read More